GPU COMPUTING LECTURE 09 - HOST-DEVICE OPTIMIZATIONS

Kazem Shekofteh kazem.shekofteh@ziti.uni-heidelberg.de Institute of Computer Engineering Ruprecht-Karls University of Heidelberg Inspired from lectures by Holger Fröning

Mismatch on-device vs. off-device bandwidth

GPU memory is a scarce resources

Big Data/Deep Learning push the requirements dramatically

GPUs typically excel when performing computations in-core

Data movement is orchestrated manually

See last slides though



Objective: overlap communication and computation

Overcome PCIe bottleneck

Up to now: kernels to exploit data parallelism, host code still sequential

Now: exploit task parallelism on the host side

> GPUs are accelerators, thus CPU overhead should be as small as possible



CUDA STREAMS

EXTENDED CONCURRENCY

GPUs are well-known to exploit fine-grained concurrency

Data-level parallelism

(-> Instruction-level parallelism/Thread-level parallelism) Streams extend this to coarse-grained concurrency

CPU/GPU concurrency

Concurrent copy & execute (memcpy & kernel execute) Kernel concurrency (CC 2.x and later can run multiple

kernels in parallel)

Multi-GPU concurrency (multiple GPUs in one host can operate in parallel)

Overlapping threads & instructions

Overlapping kernels & memcpys

CUDA STREAMS: HOST-DEVICE SYNCHRONIZATION

Context-based

Block until all outstanding CUDA operations have completed

cudaMemcpy(), cudaDeviceSynchronize(), ...

Stream-based

cudaStreamSynchronize (stream)

Event-based

Record an event in a stream; when event is dequeued it is time-stamped

cudaEventRecord (event, stream)

Block until / test if event has been dequeued (recorded)

- Block until / test if all outstanding CUDA operations in a stream have completed
 - cudaStreamQuery (stream) -> cudaSuccess Or cudaErrorNotReady
 - cudaEventSynchronize (event) **or** cudaEventQuery (event)

SERIALIZED DATA TRANSFER AND KERNEL EXECUTION

currently use cudaMemcpy

Remember Amdahl's law (serial and parallel fraction)

Example of a SAXPY operation

Data movements and kernel executions are serialized by the way we

$$y[i] = alpha \cdot x[i] + y[i]$$

Time

ransfer B	Kernel Execute	Transfer C	
busy	idle	idle	
idle	idle busy		
idle	busy	idle	

DEFAULT STREAM & DEVICE OVERLAP

Naming no stream means all memcpys/kernel launches operate on the default stream

=> Inherent synchronization

int dev_count; cudaDeviceProp prop;

cudaGetDeviceCount(&dev_count); for(int i=0; i < dev_count; i++){ cudaGetDeviceProperties(&prop, i);

if (prop.deviceOverlap) ...

Most recent CUDA devices support *Device Overlap*

Called "Concurrent copy and execute" in DeviceQuery

Simultaneously execute a kernel and a H2D/D2H copy

PIPELINING DATA TRANSFERS WITH KERNEL EXECUTION

Divide large data structures into segments Identify independent segments

Overlap data transfer with kernel execution

PCIe downstream		bu	
PCle upstream	idle		
GPU	idle		

Issues

Kernel launch overhead

CONCEPT OF CUDA STREAMS

- CUDA streams allow for simultaneous copy and execute
 - Asynchronous cudaMemcpyAsync only
- A CUDA stream is an ordered queue of operations
 - Kernel launches, cudaMemcpyAsync, synchronizations
- Ordering within a queue is maintained -> resolving dependencies
 - Independent operations should go into different streams
 - API calls are asynchronous
 - Return after queued, but not necessarily completed

y <u>ue</u> of operations

- Kernel launch
- Synchronize

Host

10

MULTIPLE CUDA STREAMS

Use different streams to allow for overlap regarding copy and execute -> multiple queues

Host needs to query and synchronize on operations in the queue -> events

If CUDA events pop out of the queue, previous operations have completed (FIFO)

Extend kernel launch call by stream ID

kernel function <<< dim3 grid dim, dim3 block dim, size t shmem size, cudaMemcpyAsync(void* dst, const void* src, cudaStream t stream = 0)

- cudaStream t stream >>>
- size t count, cudaMemcpyKind kind,

11

MULTIPLE CUDA STREAMS - CONCEPTUAL VIEW

Host code issues copy operations, kernel launches and

Copy Engine PCIe UP

events

Device driver

cudaStream t **stream0, stream1;** cudaStreamCreate (&stream0); cudaStreamCreate (& stream1); float *d AO, *d BO, *d CO; // device memory for stream O float *d A1, *d B1, *d C1; // device memory for stream 1 <snip> // cudaMallocs go here for (int i = 0; i < n; i += seqSize * 2) { // stream 0 cudaMemCpyAsync (d A0, h A + i, segSize*sizeof(float),.., stream0); cudaMemCpyAsync (d B0, h B + i, segSize*sizeof(float),.., stream0); saxpy <<< segSize/256, 256, 0, stream0 >>> (d A0, d B0, ...); cudaMemCpyAsync (d CO, h C + i, segSize*sizeof(float),..., streamO); // stream 1 saxpy <<< segSize/256, 256, 0, stream1 >>> (d A1, d B1, ...);

ISSUES USING STREAMS

Host code issues copy operations, kernel launches and

events

Goal: overlap A[1] & B[1] with Compute C[0]

Data structure in device driver to maintain dependencies

Single device-level queues for copy and execute, respectively

(Fermi or older)

That's not what we want

Copy C[0] blocks A[1] and B[1] in the copy engine queue

Host code issues copy operations, kernel launches and

events

Host code issues copy operations, kernel launches and

cudaStream t **stream0, stream1;** cudaStreamCreate (& stream0); cudaStreamCreate (& stream1); float *d A0, *d B0, *d C0; // device memory for stream 0 float *d A1, *d B1, *d C1; // device memory for stream 1

<snip> // cudaMallocs go here

for (int i = 0; i < n; i += segSize * 2) {</pre> cudaMemCpyAsync (d A0, h A + i, segSize*sizeof(float),.., stream0); cudaMemCpyAsync (d B0, h B + i, seqSize*sizeof(float),.., stream0);

saxpy <<< segSize/256, 256, 0, stream0 >>> (d A0, d B0, ...); saxpy <<< segSize/256, 256, 0, stream1 >>> (d A1, d B1, ...);

cudaMemCpyAsync (d CO, h C + i, segSize*sizeof(float),..., streamO); cudaMemCpyAsync (d C1, h C + i + segSize, segSize*sizeof(float), ..., stream1);

By re-ordering enqueue operations, we don't get blocked -> task parallelism

```
cudaMemCpyAsync ( d A1, h A + i + segSize, segSize*sizeof(float), ..., stream1 );
cudaMemCpyAsync ( d B1, h B + i + segSize, segSize*sizeof(float), ..., stream1 );
```


CUDA STREAMS: FERMI VS. KEPLER (OR NEWER)

Fermi: one queue for each engine (copy and execute)

Careful unrolling required

See example

-> Single work queue

Kepler: multiple queues for each engine (copy and execute, 32 queues each)

"Hyper-Queuing"

- Prioritized scheduling between ready streams
- Explicit re-ordering unnecessary

GRID MANAGEMENT

CUDA STREAMS: FALLACIES

- Page locked memory allocation
 - cudaMallocHost() or cudaHostAlloc()
- Device memory allocation
 - cudaMalloc()
- Non-Async versions of memory operations
 - cudaMemcpy*() (no Async suffix)
 - cudaMemset*() (no Async suffix)
- Change to L1/shared memory configuration
 - cudaDeviceSetCacheConfig()

Some operations implicitly synchronize all other CUDA operations

REMINDER: LATENCY TOLERANCE TECHNIQUES

Property	Relaxed Consistency Models	Prefetching	Multi-Threading	Block Data Transfer
Types of latency tolerated	Write (blocking read processors) Read and write (dynamically scheduled processors)	Write Read	Write Read Synchronization	Write Read
Software requirements	Labeling synchronization operations	Predictability	Explicit extra concurrency	Identifying and orchestrating block transfers
Extra hardware support	Little	Little	Substantial	Not in processor, but in memory system
Supported in commercial systems?	Yes	Yes	Yes	(Yes)

David E. Culler, Jaswinder Pal Singh, Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann,1998

APPLICABILITY OF STREAMING

Technique to hide PCIe latency

$T_{compute} \geq T_{PCI}$

Assume segment size = N floats

Machine behaviour

B: Bandwidth(GB/s)

C: PeakPerformance(GFlops/s)

$$T_{PCI} = \frac{4 \times N}{B}, T_{compute} = \frac{r \times 4 \times N}{C}$$

VIRTUAL SHARED MEMORY

VIRTUAL SHARED MEMORY CONCEPT

Address space 1

UVA/UVM

Unified Virtual Addressing (UVA)

Single virtual address space for all memory in the system

GPU code can access all memory

Manual locality optimizations (cudaMemcpy)

```
cudaDeviceCanAccessPeer(&result, gpuid 0,
                                            float *X, ...; // unified pointers
                                 gpuid 1);
                                            cudaMallocManaged (X, N * sizeof (float));
cudaSetDevice (gpuid 0);
cudaDeviceEnablePeerAccess (gpuid 1, 0);
cudaSetDevice (gpuid 1);
                                            saxpy <<<numBlocks,blockSize>>> (X, ...);
cudaDeviceEnablePeerAccess (gpuid 0, 0);
                                             • • •
cudaMemcpy ( gpu0 buf, gpu1 buf, buf size,
             cudaMemcpyDefault);
                                            cudaDeviceSynchronize ();
                                            use data (X);
// or: operate directly on remote memory
                                            cudaFree ( X );
 gpu0 buf[idx] = gpu1 buf[idx];
```

Unified Memory (UM)

Pool of managed memory that is shared between CPU and GPU

Single pointer sufficient

Automatic (page) migration between CPU & GPU domains (Pascal/Volta)

PASCAL - UNIFIED MEMORY

WRAPPING UP

SUMMARY

More parallelism: streams

New: task-level parallelism

+ Hide data movement costs (PCIe)

- More work for the programmer

Careful work dispatch required for older GPUs

Overlap for latency hiding requires certain computational intensity

Alternative #1: Unified virtual addressing (UVA)

Threads can access CPU or other GPUs' memory

Access costs can be huge

Alternative #2: Unified memory (UM)

Automated data movement based on page migration

Certainly some overhead, but overall concept promising

